April 1988 Revised October 2000 74F673A 16-Bit Serial-In, Serial/Parallel-Out Shift Register

74F673A 16-Bit Serial-In, Serial/Parallel-Out Shift Register

General Description

FAIRCHILD

SEMICONDUCTOR


The 74F673A contains a 16-bit serial-in, serial-out shift register and a 16-bit Parallel-Out storage register. A single pin serves either as an input for serial entry or as a 3-STATE serial output. In the Serial-Out mode, the data recirculates in the shift register. By means of a separate clock, the contents of the shift register are transferred to the storage register for parallel outputting. The contents of the storage register can also be parallel loaded back into the shift register. A HIGH signal on the Chip Select input prevents both shifting and <u>parallel</u> transfer. The storage register may be cleared via STMR.

Features

- Serial-to-parallel converter
- 16-bit serial I/O shift register
- 16-bit parallel-out storage register
- Recirculating serial shifting
- Recirculating parallel transfer
- Common serial data I/O pin
- Slim 24 lead package

Ordering Code:

Order Number	Package Number	Package Description				
74F673ASC	M24B	24-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide				
74F673APC	N24A	24-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-011, 0.600 Wide				
74F673ASPC	N24C	24-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide				
Devices also available	Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.					



www.fairchildsemi.com

Unit Loading/Fan Out

D ' N		U.L.	Input I _{IH} /I _{IL}	
Pin Names	Description	HIGH/LOW	Output I _{OH} /I _{OL}	
CS	Chip Select Input (Active LOW)	1.0/1.0	20 µA/-0.6 mA	
SHCP	Shift Clock Pulse Input (Active Falling Edge)	1.0/1.0	20 µA/-0.6 mA	
STMR	Store Master Reset Input (Active LOW)	1.0/1.0	20 µA/-0.6 mA	
STCP	Store Clock Pulse Input	1.0/1.0	20 µA/-0.6 mA	
R/W	Read/Write Input	1.0/1.0	20 µA/-0.6 mA	
SI/O	Serial Data Input or	3.5/1.0	70 μA/–0.6 mA	
	3-STATE Serial Output	150/40	-3 mA/24 mA	
Q ₀ –Q ₁₅	Parallel Data Outputs	50/33.3	-1 mA/20 mA	

Functional Description

The 16-bit shift register operates in one of four modes, as indicated in the Shift Register Operations Table. A HIGH signal on the Chip Select (CS) input prevents clocking and forces the Serial Input/Output (SI/O) 3-STATE buffer into the high impedance state. During serial shift-out operations, the SI/O buffer is active (i.e., enabled) and the output data is also recirculated back into the shift register. When

parallel loading the shift register from the storage register, serial shifting is inhibited.

The storage register has an asynchronous master reset (STMR) input that overrides all other inputs and forces the $\mathsf{Q}_0\text{-}\mathsf{Q}_{15}$ outputs LOW. The storage register is in the Hold mode when either \overline{CS} or the Read/Write (R/W) input is HIGH. With CS and R/W both LOW, the storage register is parallel loaded from the shift register.

Shift Register Operations Table

	Control Inputs			SI/O	On another a Marka			
CS	R/W	SHCP	STCP	Status	Operating Mode			
Н	Х	Х	Х	High Z	Hold			
L	L		Х	Data In	Serial Load			
L	н	7	L	Data Out	Serial Output			
					with Recirculation			
L	Н	~	Н	Active	Parallel Load;			
					No Shifting			
H = HIC	H = HIGH Voltage Level							

H = HIGH Voltage Level L = LOW Voltage Level

X = Immaterial $\sim = HIGH-to-LOW Transition$


Storage Register Operations Table

ſ	Control Inputs			Operating		
	STMR	CS	R/W	STCP	Mode	
I	L	Х	Х	Х	Reset; Outputs LOW	
	н	н	х	Х	Hold	
	н	х	н	Х	Hold	
	Н	L	L	~	Parallel Load	

H = HIGH Voltage Level

L = LOW Voltage Level X = Immaterial

- = LOW-to-HIGH Transition



74F673A

Absolute Maximum Ratings(Note 1)

Storage Temperature	$-65^{\circ}C$ to $+150^{\circ}C$
Ambient Temperature under Bias	$-55^{\circ}C$ to $+125^{\circ}C$
Junction Temperature under Bias	$-55^{\circ}C$ to $+150^{\circ}C$
V_{CC} Pin Potential to Ground Pin	-0.5V to +7.0V
Input Voltage (Note 2)	-0.5V to +7.0V
Input Current (Note 2)	-30 mA to +5.0 mA
Voltage Applied to Output	
in HIGH State (with $V_{CC} = 0V$)	
Standard Output	-0.5V to V _{CC}
3-STATE Output	-0.5V to +5.5V
Current Applied to Output	
in LOW State (Max)	twice the rated I_{OL} (mA)

Recommended Operating Conditions _

Free Air Ambient	Temperature
Supply Voltage	

0°C to +70°C +4.5V to +5.5V

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

DC Electrical Characteristics


Parameter Min Symbol Max Units ٧_{cc} Conditions Тур Input HIGH Voltage 2.0 V Recognized as a HIGH Signal VIH VIL Input LOW Voltage 0.8 ٧ Recognized as a LOW Signal V_{CD} Input Clamp Diode Voltage -1.2 V Min $I_{IN} = -18 \text{ mA}$ (Non I/O pins) 10% V_{CC} Output HIGH 25 VOH $I_{OH} = -1 \text{ mA} (Q_n, \text{SI/O})$ 10% V_{CC} Voltage 2.4 $I_{OH} = -3 \text{ mA} (SI/O)$ V Min 5% V_{CC} 2.7 $I_{OH} = -1 \text{ mA} (Q_n, \text{SI/O})$ 5% V_{CC} 2.7 $I_{OH} = -3 \text{ mA} (SI/O)$ Output LOW 0.5 VOL 10% V_{CC} $I_{OL} = 20 \text{ mA} (Q_n)$ V Min 10% V_{CC} I_{OL} = 24 mA (SI/O) Voltage 0.5 V_{IN} = 2.7V (Non I/O pins) Input HIGH Current 20 Max μΑ Ι_Η Input HIGH Current I_{BVI} 100 V_{IN} = 7.0V (Non I/O pins) μΑ Max Breakdown Test I_{BVIT} Input HIGH Current V_{IN} = 5.5V (SI/O) 1.0 mΑ Max Breakdown Test (I/O) Input LOW Current -0.6 mΑ Max $V_{IN} = 0.5V$ $I_{\rm IL}$ Output Leakage I_{IH} + 70 μΑ Max V_{OUT} = 2.7V (SI/O) Current I_{OZH} $I_{IL} +$ Output Leakage V_{OUT} = 0.5V (SI/O) -650 uΑ Max Current I_{OZL} Output Short-Circuit Current -150 Max $V_{OUT} = 0V$ los -60 mΑ Output HIGH Leakage Current 250 μΑ Max $V_{OUT} = V_{CC}$ ICEX I_{ZZ} Bus Drainage Test 500 μΑ 0.0V V_{OUT} = 5.25V 114 V_O = HIGH Power Supply Current 172 Max ICCH mΑ $\overline{V_0} = LOW$ Power Supply Current 114 172 mΑ Max ICCL

AC Electrical Characteristics

		T _A = +25°C			T _A = 0°C to +70°C			
			V _{CC} = +5.0V C _L = 50 pF			V _{CC} = +5.0V C _L = 50 pF		
Symbol	Parameter							
		Min	Тур	Max	Min	Max	t	
f _{MAX}	Maximum Clock Frequency	100	130		85		MHz	
t _{PLH}	Propagation Delay	3.0	8.0	10.5	2.5	12.0		
t _{PHL}	STCP to Q _n	3.0	10.5	13.5	2.5	15.0	ns	
t _{PHL}	Propagation Delay	6.0	16.5	20.5	5.5	22.5	ns	
	STMR to Q _n	0.0	10.5	20.5	5.5	22.0		
t _{PLH}	Propagation Delay	4.0	6.5	8.5	3.5	9.5	1	
t _{PHL}	SHCP to SI/O	4.5	8.0	10.5	4.0	12.0	ns	
t _{PZH}	Output Enable Time	5.0	8.5	11.0	4.0	12.5		
t _{PZL}	CS to SI/O	5.5	9.0	11.5	4.5	13.0		
t _{PHZ}	Output Disable Time	3.5	5.5	7.5	3.0	8.5	ns	
t _{PLZ}	CS to SI/O	3.0	4.5	6.5	2.5	7.5		
t _{PZH}	Output Enable Time	4.5	7.5	9.5	4.0	10.5		
t _{PZL}	R/W to SI/O	4.5	8.0	10.0	4.0	11.5		
t _{PHZ}	Output Disable Time	3.0	5.5	7.0	2.5	8.0	ns	
t _{PLZ}	R/W to SI/O	2.5	4.0	5.5	2.0	6.5		

AC Operating Requirements

Symbol	Parameter	$T_A = +25^{\circ}C$ $V_{CC} = +5.0V$		$T_A = 0^{\circ}C \text{ to } +70^{\circ}C$ $V_{CC} = +5.0V$		Units
		Min	Max	Min	Max	
t _S (H)	Setup Time, HIGH or LOW	3.5		4.0		
t _S (L)	CS or R/W to STCP	6.0		7.0		ns
t _H (H)	Hold Time, HIGH or LOW	0		0		115
t _H (L)	CS or R/W to STCP	0		0		
t _S (H)	Setup Time, HIGH or LOW	3.0		3.5		
t _S (L)	SI/O to SHCP	3.0		3.5		ns
t _H (H)	Hold Time, HIGH or LOW	3.0		3.5		115
t _H (L)	SI/O to SHCP	3.0		3.5		



www.fairchildsemi.com

6

